State Machines, Memory & PLDs

Generalizing Unit 4's counter design procedure to any finite state machine — Moore vs. Mealy models, state diagrams and tables, minimizing and assigning states, a complete worked design — then the programmable devices (ROM, PLA, PAL) and memory units (RAM, ROM) real hardware is built from, and two full case studies: a traffic light and a vending machine.