State Machines & PLDs

Generalizing Unit 4's counter design procedure to any finite state machine — Moore vs. Mealy models, state diagrams and tables, minimizing and assigning states, a complete worked design, and the programmable devices (ROM, PLA, PAL) real hardware is built from.